Timeout Error -10800 While Performing Pattern Input and Output Operations Hardware: Digital I/O (DIO)>>High-Speed>>PCI-6534, Digital I/O (DIO)>>High-Speed>>PCI-DIO-32HS-T, Digital I/O (DIO)>>High-Speed>>PXI-6533, Digital I/O (DIO)>>High-Speed>>PXI-6534, Digital I/O (DIO)>>High-Speed>>PCI-6533
Problem: I am performing a continuous pattern input operation with a 653x device using one group. When I provide an internal clock, everything works fine, but when I provide an external clock, Timeout Error -10800 is returned. I know that my clock is functioning properly. What is the problem? Solution: When you use only one group for pattern I/O, there is a general tendency to connect the external clock signal to REQ1. This is not necessarily correct. REQ1, ACK1, PCLK1, and STOPTRIG1 can be used only with Port 0 for 8-bit transfers, Port 0:1 for 16-bit transfers, and Port 0:3 for 32-bit transfers. Similarly, REQ2, ACK2, PCLK2, and STOPTRIG2 can be used only with Port 2 for 8-bit transfers and Port 2:3 for 16-bit transfers. For example, if you are using Port 2 for pattern input with external clock, you must provide the external clock to REQ2. If you provide the external clock on REQ1, the -10800 timeout error is returned. This error means that the Digital Buffer Read VI waited for the number of seconds specified by Time Limit, but did not receive any clock and therefore could not read any data. Note: 0:3 means ports 0,1,2 and 3 all being used together, thus making 8-bits *4 = 32 bit wide transfer. 1:2 means ports 1 and 2 are both used simultaneously, thus making a 8-bits *2 = 16 bit wide transfer. Related Links: Product Manuals: 653X User Manual KnowledgeBase 2Q9L1M2O: Error -10800 While Doing Multi-Board Synchronization (E Series Card, PCI-653x) KnowledgeBase 2ELF1OJ3: Why Do I not Read All of My Digital or Analog Scans Without Returning an Error? Attachments:
Report Date: 10/07/2002 Last Updated: 04/04/2008 Document ID: 2Q6KN62O |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
