Why Won't My PXI-7830R VI Compile When Using a Clock Derived From PXI CLK10?Primary Software: LabVIEW Modules>>FPGA ModulePrimary Software Version: 8.2 Primary Software Fixed Version: N/A Secondary Software: N/A Hardware: Reconfigurable I/O (RIO)>>R Series>>PXI-7830R
Problem: When I use PXI CLK10 MHz Clock as my base clock in a PXI-7830R VI and try to compile, I get error messages similar to the following:
ERROR:HDLParsers:3313 - "C:/NIFPGA80/srvrTmp/LOCALH~1/TESTPX~1/toplevel_gen.vhd" Line 1449. Undefined symbol 'dio_194'. Should it be: dio_14? ERROR:HDLParsers:1209 - "C:/NIFPGA80/srvrTmp/LOCALH~1/TESTPX~1/toplevel_gen.vhd" Line 1449. dio_194: Undefined symbol (last report in this block) Solution: This is a known issue with using a 7830R in LabVIEW 8.0 or 8.2 and specifying the PXI CLK10 as your base clock. It has been shown to happen with the NI-RIO 2.0, 2.1, and 2.3 drivers. Upgrading to LabVIEW 8.5 will correct this issue. Related Links: Introduction to NI R Series Intelligent DAQ Attachments:
Report Date: 08/15/2007 Last Updated: 06/04/2009 Document ID: 4CEM1N3U |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
