2 ratings:

3 out of 5

Rate this Document

Control Design and Simulation Module 8.5 Readme

Primary Software: LabVIEW Modules>>Control Design and Simulation Module
Primary Software Version: 8.5
Primary Software Fixed Version: N/A
Secondary Software: N/A

Problem:
I have not installed LabVIEW Control Design and Simulation Module. Can I still access the readme files?

Solution:
The LabVIEW Control Design and Simulation Module 8.5 readme file is attached below and also installs with the module. The readme document describes any last-minute installation instructions, known issues, and changes from the previous version. The known issues and chages are listed below.  For the entire document see the attachment.  The latest version of the Control Design and Simulation Module 8.6.  You can find a link to its readme in the Related Links section.

---

Known Issues
Bug Fixes

Known Issues

The following items are known issues in the LabVIEW 8.5 Control Design and Simulation Module.

ID	Known Issue
Control Design VIs and Functions
49NDEF7W	Missing XControls The Stable Set Boundary and Stable Set Interior Points outputs of the CD Design PID for Discrete Systems VI are XControls. These XControls might disappear when you save or load the VI that contains these XControls. Workaround—Resize or recreate the XControl.
4ADDN67W	Canonical form VI does not support MIMO system models The CD Canonical State-Space Realization VI works only with single-input single-output (SISO) system models. Therefore, if you wire a multiple-input multiple-output (MIMO) system model to this VI, the VI recognizes only the first (0th) element of this system model. Workaround—Use the Array Functions to index a MIMO system manually and send each element to this VI.
4ACCJK7G	No help topics for Solvers VIs The Solvers VIs do not have topics in the LabVIEW Help. Workaround—Move the cursor over these VIs to display context help. If you do not see the Context Help window, press the <Ctrl-H> keys to display this window.
4B28C6U9	Some VIs appear broken after mass compilation If you mass compile the labview\vi.lib\addons\Control Design directory, the following VIs appear broken: CD Discrete State-Space, CD Discrete Stochastic State-Space (External), CD Discrete Stochastic State-Space (Internal), CD Discrete Transfer Function, CD Discrete Zero-Pole-Gain, CD Predictive Observer, cd_Design PID for Discrete Systems (ZPK), CD Design PID for Discrete Systems, cd_Design PID for Discrete Systems (SS), CD Discrete State-space, CD Bode Graph, CD Nichols Graph, CD Nyquist Graph, CD Pole-Zero Map Graph, CD Root Locus Graph, CD Time Domain Simulation, CD SxZExternInnards. These VIs are not actually broken.
Simulation VIs and Functions
4ACDRQDL	Automatic error handling does not work on simulation subsystems A VI or function with an unwired error out output does not display any errors from the output. Workaround—Wire the error out output to the Report Simulation Error function to view errors in simulation subsystems.
4B2DE2R6	Nearly all Sim Configuration pages do not look right on 120 DPI Vista If you install Simulation support on Microsoft Windows Vista and use a 120 DPI font setting, the configuration dialog boxes of the Simulation functions look incorrect. The front panels of some example VIs also look incorrect. Workaround—These functions and VIs are not broken. However, you can use a different DPI setting to adjust the appearance.

The following items are known issues from previous versions of the LabVIEW Control Design Toolkit and the LabVIEW Simulation Module.

Control Design VIs and Functions

• When using the CD Pole Placement VI, if the desired poles are sufficiently close to the open-loop poles, the gain does not place the poles in the desired locations.
• The CD Parametric Time Response VI calculates rise time by performing a step response and measuring the time it takes to go from 10% to 90% (default values) of the final steady-state value. If a system has a step response where the initial overshoot is in a direction opposite to that of the final steady-state value, that portion of the step response does not affect the calculation of the rise time.
• When calculating the Input-State DC Gain value of the CD DC Gain VI for a state-space model that has a pure integrator, the VI returns Inf.

Control Design MathScript Functions

• The LabVIEW MathScript window might not display multiple-input multiple-output (MIMO) system label plots correctly for time and frequency responses. Also, you might not be able to add grids to a subplot.
• You cannot make root locus plots part of subplots.
• In the LabVIEW MathScript environment, transfer function polynomial coefficients always are in descending order. However, the Control Design VIs assume these coefficients are in ascending order.

Documentation

• Some help topics for the Control Design VIs and Functions include links to topics related to the LabVIEW Simulation Module. These links will be broken if you have not installed the Simulation Module.
• The Detailed Help link for the CD Construct Special TF Model VI links to the help for the CD Construct Special Model VI.
• The user manual and help refer to the CD Root Locus with Gain VI. The correct name is the CD Root Locus VI.
• The Context Help window of the CD State Feedback Controller VI does not contain a Detailed Help link.

Simulation VIs and Functions

• When you launch LabVIEW after installing the Simulation Module, LabVIEW prompts you to mass compile some VIs. If you do not have the LabVIEW Control Design Toolkit installed, LabVIEW displays the following error messages:
  • Search failed to find "CD Pole-Zero Cancellation.vi"
  • Bad VI: "cd_D2C Everything Else from PFE .vi"
  • Bad subVI: "cd_Convert Discrete to Continuous TF.vi"
  • Bad VI: "cd_D2C Everything Else from PFE .vi"
  • Bad subVI: "cd_Convert Discrete to Continuous ZPK.vi"
  The Simulation Module does not use these VIs, so the absence of these VIs does not impact the Simulation Module.
• Creating a new simulation subsystem from a subsystem VI template results in a broken VI. Workaround: Edit the VI and then recompile the VI. Compiling occurs when you create, save, or load a VI, and also at other times.
• Express VIs on the simulation diagram display execution status using the incorrect font size.
• If you set up a VI to execute continuously with minor time steps, the VI executes an additional time after the last major time step.
• Compiling a simulation subsystem erases the contents of the Windows clipboard.
• Error reporting behaves differently depending on whether a function has direct or indirect feedthrough.
• Placing a Simulation function inside a Conditional Disable structure might cause the feedthrough behavior to work improperly.
• Deleting and then recreating a wire might cause the Run button to appear broken. Workaround: Click the Run button to run the VI.
• The states output of the Transfer Function function returns the states used internally to realize the continuous transfer function. The internal realization is in canonical form, and the states always initially start at 0.
• VIs that contain a discrete Simulation function and are saved in a previous version of the Simulation Module appear broken. Workaround: Click the Run button to run the VI.
• The Indexer function might display some parameters incorrectly.
• Build specifications fail unless all VIs are saved in the current version of LabVIEW.
• Wires exiting the Simulation Loop might appear broken when you save or compile a VI. Workaround: Move the mouse cursor over the wire.
• If you open the configuration dialog box of the State-Space, Transfer Function, Zero-Pole-Gain, Lookup Table 1D, or Lookup Table 2D functions and click the Cancel button, the Save and Load buttons might not work the next time you open the dialog box.
• The sample skew parameter of the Discrete Linear Systems functions does not properly handle non-zero values. If you specify a non-zero sample skew value for a function, that function might have incorrect output for times between the initial simulation time and the time you specified for execution.
• The RT Communication Wizard does not work with stand-alone Simulation subsystems.
• You cannot undo or redo changes in subVI discrete rates.
• Holding the <Shift> or <Ctrl> keys while resizing Simulation function icons does not constrain the proportions of the icon.
• You cannot place a LabVIEW MathScript Node inside a Simulation Loop.
• If you try and execute a hardware-timed application on an RTX target, LabVIEW displays the following two errors:
  • Simulation Loop: Code could not be generated correctly for this VI
  • Input Node: Not supported for current target
  This error means that RTX targets do not support hardware timing. Workaround: Place a checkmark in the Software Timing checkbox on the Timing Parameters page of the Configure Simulation Parameters dialog box. Access this dialog box by double-clicking the Input Node of the Simulation Loop. Refer to the Configuring the Timing of the Simulation Loop topic of the LabVIEW Help for information on using RTX targets.
• Creating a simulation subsystem from a portion of a VI block diagram causes LabVIEW to delete all undo information. To undo creating the subsystem, you can copy the subsystem block diagram code, delete the subsystem icon from the VI block diagram, and paste the code back onto the VI block diagram.

Simulation Model Converter

• The Simulation Model Converter reverses terms from the Real-Imag to Complex block.
• After you close the Simulation Model Converter, the MATLAB application software might display the following message: "Cannot close the model '<ModelName>' when it is being compiled or while the simulation is running". In this situation, enter the following command in the MATLAB application software: <ModelName> ([],[],[],'term'), where <ModelName> is the name of the model you translated.
• Sum blocks with a single vector input are not translated properly.
• If the model has a 2D array going into a Widths block, the translated model returns a vector instead of a scalar. Each element of this vector is the width of one dimension of the 2D array.
• The Digital Clock block translates to the Get Simulation Time function, which executes continuously.
• Signals from the S-Function block always translate as a vector data type.
• The Simulation Model Converter incorrectly transposes 2D arrays from the Reshape block.
• After you translate a model, you might need to convert some data types. To convert from a double to a Boolean, insert a Not Equal to Zero? block. To convert from a Boolean to a double, insert a Boolean to (0, 1) block.
• If you place a checkmark in the Show Errors checkbox and translate a model, the Currently Translating indicator includes the time for which you keep the Errors and Warnings dialog box open. If you do not want to include this time, place a checkmark in the Log Errors checkbox instead of the Show Errors checkbox.
• Array indexes in formula and array assignment nodes might be off by one, because LabVIEW array indexes are zero-based.
• The Simulation Model Converter translates the MATLAB Fcn block as the MATLAB script node with only scalar double input terms.
• The Simulation Model Converter converts Manual Switch blocks with an array of control switches.
• Product blocks in Matrix Multiply mode do not function correctly. Try replacing the Product block with the A x B VI.
• If the model contains a Scope block with multiple input signals, the Simulation Model Converter connects only the first input to that block.
• The View button in the Errors and Warnings window might not highlight a corresponding node.
• The Cancel button in the Simulation Model Converter does not work while you are translating a model. Use this button to close and exit the dialog box.
• Multiple subsystems with identical names will be converted as a single subsystem VI.

Bug Fixes

The following items are the IDs and titles of fixed issues from the LabVIEW Control Design Toolkit 2.1 and the LabVIEW 8.2 Simulation Module.

Control Design VIs and Functions
Bug ID	Fixed Issue
3UN8I3CI	Improve Pole-Zero Cancellation for Core Function
3XBAEAU9	"Use of Nyquist in mathscript- nyquist(sys,'atributes') should work."
3UGD5JCI	Bode fail for Large Model State-Space Model
3YDFM1IJ	Convert TF to SS Gives Wrong result
3G5CJBCI	Improve Model Reduction Algorithm
3MJBD4CI	Improve Performance in CD Step Response.vi
3ON9H3IJ	Continuous to Discrete VI needs to be revisited
3QJG75U9	conv Conversion from SS to TF of a decouple system - becomes couple -
3QRDDPIJ	f1 Covariance response with feedthrough for continuous-time systems
3UN6TQCI	SysID Pole-zero cancellation failure for sufficiently close complex and real
3VFD1CLQ	SysID CD Minimal Realization VI does not generate the expected result.
3WBE81IJ	ZOH Discrete to Continuous.vi Does NOT catch the case when A has negative real eigenvalues
3XBGMNIJ	Need to create test cases for C2D ZOH with transport fractional delays
3XL9KA00	SysID The zero-order-hold method (z->s) does not convert the systems with negative real poles correctly.
3XU8G0U9	Inf Norm give different frequency results for same system.
3Z9DHA00	SysID The z->s conversion (ZOH method) will fail when there are poles on unit circle.
3Z9DIA00	"CDT Shared Part Bug fixes for ""cd_Convert Discrete to Continuous TF.vi"""
42PI9RIJ	Code optimization for the C2D
44B8DVE9	MathScript: lsim func output not behaving as expected
45PFPLIJ	Need todetect the case of poles at z=0 in discrete to continuous conversion with ZOH and produce appropriate error message
466CLH00	"Need to create code to catch the case of poles at z=0 in discrete to continuous conversion with ""Backward"" and ""Z-Transform"" methods and produce appropriate error message"
466DBB00	"Need to create an FTest to verify that we produce error code to catch the case of poles at z=0 in discrete to continuous conversion with ""Backward"" and ""Z-Transform"" methods"
499HI5IJ	"Need to add code to ensure symmetry of Riccati soln in ""CARE"" and ""DARE"""
4AC9SOU9	Minimal Realization takes too long to execute (80 secs)
4199MSCI	Frequency Vector is repeating the first and last point
45BETROU	MathScript: c2d function does not accept expected inputs.
47BBQDOU	MathScript: 'subplot' does not work with commands that produce their own graphs
499HGIIJ	CD Similarity Transformation has an unwired output
3V17HQCI	Discre te to Continuous or Continuous to Discrete Could Have Incorrect Result
3Y5DPNCI	CD Create PID Series Model.vi Gives EmptyModel for Kp
425DMGU9	The plot line type does not work for CD plot functions in mathscript.
460B7MLN	MathScript - minus/mplus also. conflict with Control Design
46IEAQ00	Need to update all the read and write VIs under plug in\Control Design\read or write to make them compatible with new MathScript Gencode
4868SSU9	mathscript 'place' function gives an error when poles are not complex
3009HNU9	Resolve issue of Transport Delay Residue when plotting MIMO systems in Linear Simulation
3BP8QR7W	Implement an example of the rlocfind functionality
3D2FBC	Canonical form of linear system
3OND7CIJ	C2D with Fractional Transport Delays
3VJ8UOIJ	Need to revisit the way we distribute input/output/transport delays
3XBEHMIJ	Linear Simulation with Fractional Delays
400E6MIJ	Avoid singularity in D2C algorithm for SS whenever the dicrete model has eignevalues at 1
49N955U9	"rss, rzpk do not run without arguments"
3LMB3HX7	"Basic Operations (+,-,*,/) for Transfer Function and MTF"
3XBEBSIJ	"Need to give a warning if ""Distribute Delay VI"" fails to distribute all the transport delays"
48IB6ROU	MathScript: function dlsim not supported
46IEAQ00	Need to update all the read and write VIs under plug in\Control Design\read or write to make them compatible with new MathScript Gencode
Simulation VIs and Functions
49SG1ACI	Diagram Disable with FP Terminal Don't Work as Expected
40FG0BDL	Diagram-enabled Sim XNodes have some discrete subVI functionality
3YCGTQAL	Trim on embedded target reports incorrect error
3ZKCST7G	Inputs to Switch function are confusing
40UFKML5	External Model Interface Examples have their default paths set to local dev machine...They should point to the correct location in the examples folder
41BAI0L5	Transport Delay does not correctly report an error when the delay is greater than the max delay when using a variable step size solver. Instead it gives bogus outputs.
4A0AA6DL	Need to remove mass compile CD dialog that prompts after install
49SG1ACI	Diagram Disable with FP Terminal Don't Work as Expected
47UASTDL	Simulation menu doesn't show up in embedded context
40TD56DL	Slider Gain does not set limits and value correctly
41AD8BDL	Need more robust support for end-of-line characters in mdl files
41LFEPDL	Mutated Subsystems search for instance VIs

Related Links:
KnowledgeBase 4M1H45LC: LabVIEW Control Design and Simulation Module 8.6 Readme

Attachments:





Report Date: 10/26/2007
Last Updated: 01/26/2009
Document ID: 4EPFA3GH

Your Feedback!	Poor  |  Excellent							Yes	No
Document Quality?							Answered Your Question?
	1	2	3	4	5
Document needs work? Please tell us why.
Please Contact NI for all product and support inquiries.