Academic Company Events NI Developer Zone Support Solutions Products & Services Contact NI MyNI
This Document is not yet Rated  Rate this Document

How Do I Programmatically Reset My CompactRIO Controller?

Primary Software: LabVIEW Modules>>FPGA Module
Primary Software Version: 1.0
Primary Software Fixed Version: N/A
Secondary Software: N/A
Hardware: CompactRIO, CompactRIO, Reconfigurable I/O (RIO)

Problem:
I would like to be able to programmatically reset my CompactRIO controller. Is this possible?

Solution:
There are two ways to programmatically reset a CompactRIO controller.  One way is to use the RT Reboot Controller VI.  For more information on how to use this VI refer to the following article, "Can a LabVIEW Real-Time Controller Reboot Itself?".  The controller can also be reset using the FPGA.  CompactRIO controllers have a System Reset digital line which resets the controller when set to true.  See below for more information on how to use the System Reset line. 

LabVIEW 8.6 and 8.5
The System Reset digital line is automatically added to the project when the CompactRIO controller and FPGA backplane are added to the project.  You can drag this digital line into the block diagram of your FPGA VI to create an I/O node and wire a boolean true to its input to reset the CompactRIO controller.  The image below shows a LabVIEW 8.6 or 8.5 project with the System Reset I/O item.

LabVIEW 8.2 and 8.0
To add this digital I/O item in LabVIEW 8.x, complete the following.

  1. Right-click the FPGA target in the Project Explorer window and select New»FPGA I/O from the shortcut menu to display the New FPGA I/0 dialog box.
  2. Expand the Digital Line Output item, select System Reset, and click the Add button.
  3. Once added to your project, you can drag this I/O node into the block diagram of your FPGA VI and wire a boolean true to its input to reset the CompactRIO controller.

The image below illustrates a LabVIEW 8.2 or 8.0 project with the System Reset I/O item.


LabVIEW 7.1
To add this digital I/O item in LabVIEW 7.1, complete the following.

  1. Target LabVIEW to the FPGA device and open your FPGA project.
  2. Place a Digital Output I/O Node on the block diagram.
  3. Double-click the I/O node to open the Configure Digital Output dialog box.
  4. In this window, under the General tab, select System Reset as the specific terminal from the drop-down menu. Close the Configure Digital Output dialog box.
  5. Wire a Boolean true constant to the input of this I/O node to reset the CompactRIO controller when the I/O Node is executed.

The Configure Digital Output dialog box is shown in the image below.




Related Links:
KnowledgeBase 381EBOQS: Can a LabVIEW Real-Time Controller Reboot Itself?
KnowledgeBase 4L6A2R69: Why Does the cRIO Hang when Resetting the Controller with System Reset?

Attachments:



system_reset.jpgcRIO_Project_System_Reset.JPG - cRIO_Project_System_Reset.JPG

Report Date: 10/17/2005
Last Updated: 12/30/2008
Document ID: 3QG99N8T

Your Feedback! poor Poor  |  Excellent excellent   Yes No
 Document Quality? 
 Answered Your Question? 
  1 2 3 4 5
Please Contact NI for all product and support inquiries.submit